HP3000-L Archives

May 1999, Week 4

HP3000-L@RAVEN.UTC.EDU

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
"Gary L. Biggs" <[log in to unmask]>
Reply To:
Gary L. Biggs
Date:
Wed, 26 May 1999 16:44:39 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (23 lines)
>2. slide 14, "IA-64 Floating Point Architecture"
>
>        highlights the "Freddie Mac" (my term) instruction:
>        FMAC = Floating-point Multiply/ACcumulate = a * b + c
>
>        The odd thing here (to me) is that floating point numbers
>        are 82 bits.
>
>
Ah...There is a bit of a super computer here. Many scientific architectures
use
slightly larger registers for calculations then the memory architectures
support.
The extra bits aid in rounding, handling overflows and dealing with
irrational and
imaginary numbers.
Gary L. Biggs, N5TTO
[log in to unmask]
Interex SIG Allbase Chair

"Abandon all hope, Ye who Inter(net) here" --
Dante, over the portal(router) to Hell

ATOM RSS1 RSS2