HP3000-L Archives

October 1999, Week 1

HP3000-L@RAVEN.UTC.EDU
Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
Re: The HP3000 series 930 and 950
From:
Stan Sieler <[log in to unmask]>
Reply To:
Stan Sieler <[log in to unmask]>
Date:
Wed, 6 Oct 1999 15:14:13 -0700
Content-Type:
text/plain
Parts/Attachments:
text/plain (23 lines) 
Re:

> > The Series 64/68/70 ran at 13.3MHz (75ns microcycle time).
> That's interesting.  I didn't know it was anywhere near that fast.
...
> and a partially pipelined architecture?  Anyone know what an equivalent
> "MIPS" rating for a 70 would be?  Of course this gets dangerously close

From Michael Hensely's 3000/9000 spreadsheet:

             Model  3K Power
MPE Classic     40    1
MPE Classic     64    3.2
MPE Classic     68    4
MPE Classic     70    4.4
PA-RISC        950    6.5
PA-RISC        955   10
PA-RISC        960   14.7

--
Stan Sieler                                          [log in to unmask]
                                         http://www.allegro.com/sieler/

ATOM RSS1 RSS2